Home  >  ADVANCED PACKAGING  > International Wafer-Level Packaging Conference (IWLPC) ...
Jul 29th, 2011
International Wafer-Level Packaging Conference (IWLPC) program finalized and registration now open
The SMTA and Chip Scale Review magazine are pleased to announce the presentation line-up for the 8th Annual International Wafer-Level Packaging Conference. The IWLPC will be held October 3-6, 2011 at the Santa Clara Marriott Hotel in Santa Clara, California. Registration is now available on-line and Early Bird conference pricing is in effect until September 2, 2011, after which registration prices will go up $100.
Send to a friend

Attendees will benefit by gaining the latest knowledge with eight application-oriented tutorials, 10 technical sessions, two expert panel discussions, and a keynote presentation from distinguished speaker Raj Master, General Manager, Microsoft Hardware Silicon, Packaging, Quality and Reliability, titled "Thermal and Power Considerations in Electronics Packaging."

The conference includes three tracks with two days of technical paper presentations covering: Wafer Level Packaging; 3-D (Stacked) Packaging; and MEMS Packaging.

Exhibit space is limited but there are still tabletop spaces available. Please contact Seana Wall, seana@smta.org, at SMTA or any sales representative with Chip Scale Review at info@chipscalereview.com with questions or for more information about the exhibition.

This premier industry event explores leading-edge design, material, and process technologies focused on Wafer-Level Packaging applications. There will be special emphasis on the numerous device and end product applications (RF/wireless, sensors, mixed technology, optoelectronics) that demand wafer-level packaging solutions for integration, cost, and performance requirements.

Visit http://www.iwlpc.com for more information. 
Contact Patti Hvidhyld at 952-920-7682 or patti@smta.org with questions.

The SMTA membership is an international network of professionals who build skills, share practical experience and develop solutions in electronic assembly technologies, including microsystems, emerging technologies, and related business operations.

Chip Scale Review, now entering its 15th year, is the leading international magazine serving the semiconductor, IC and electronic device packaging market.



Aug 29th
Aug 25th
Aug 12th
Aug 12th
Aug 11th
©2007 Yole Developpement All rights reserved                  Disclaimer | Legal notice | To advertise
Yole Développement: Le Quartz, 75 cours Emile Zola, 69100 Villeurbanne, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr