webleads-tracker

Home  >  ADVANCED PACKAGING  > 2.5D Silicon Interposer with stacked FPGA and Wide IO memory...
  >  ADVANCED PACKAGING
Nov 16th, 2012
 
2.5D Silicon Interposer with stacked FPGA and Wide IO memory revealed by Huawei and Altera
 
Huawei and Altera will package an FPGA and a Wide I/O memory on a 2.5-D silicon interposer to bust through memory bandwidth limits in communications systems. The technology presents thorny challenges but could become critical in networking, said a senior scientist for Huawei.
Send to a friend

The new device, in the works only about three months, will significantly reduce board space while increasing performance. “2.5D silicon interposers seem to be the best fit for networking companies—in fact, they are mission critical,” said Anwar A. Mohammed, a senior staff scientist for packaging working in Huawei’s U.S. R&D center here.

Full article here.

 

 
More ADVANCED PACKAGING news

Apr 22nd
Apr 22nd
Apr 22nd
Apr 17th
Apr 17th
 
©2007 Yole Developpement All rights reserved                  Disclaimer | Legal notice | To advertise
Yole Développement: Le Quartz, 75 cours Emile Zola, 69100 Villeurbanne, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr