|
|||||||||||||||||
|
|
Home
> ADVANCED PACKAGING: 3D IC, WLP & TSV
> STMicro & Soitec Join Forces to Develop BSI CMOS Image ...
> ADVANCED PACKAGING: 3D IC, WLP & TSV
May 14th, 2009
STMicro & Soitec Join Forces to Develop BSI CMOS Image Sensors on 300mm
ST and Soitec cooperation will lead to backside-illumination (BSI) product manufacturing for mobile consumer markets
STMicroelectronics and Soitec announced an exclusive joint cooperation between the
two companies that will lead to the development of 300mm wafer-level
backside-illumination (BSI) technology for next-generation image
sensors in consumer products.
The resolution of today’s leading-edge image sensors is continuously increasing, while demand is high for the overall reduction of the camera-module footprint, particularly in consumer markets. This means the necessary development of smaller individual pixel sizes, while maintaining pixel sensitivity to produce high-quality images. Backside illumination is a key enabling technology to meet this challenge in the development of next-generation image sensors. The agreement between the two companies includes the licensing by Soitec to ST of the Smart Stacking™ bonding technology for the manufacturing of backside-illumination sensors on 300mm wafers. This technology, developed by Soitec’s Tracit business unit, leverages molecular bonding, and mechanical, as well as chemical thinning. ST will develop a new generation of image sensors based on its advanced derivative-CMOS process technology at 65nm and beyond, at its 300mm facility in Crolles, France. In combination with ST’s advanced wafer-level manufacturing capabilities, the Smart Stacking technology will enable ST to increase its leadership in developing and supplying high-performance image sensors for mobile consumer products. “Backside illumination technology is a key ingredient in the small-pixel, high-image-quality race for the development of leading-edge image sensors,” said Eric Aussedat, Group Vice President and General Manager, Imaging Division, STMicroelectronics. “Partnering with Soitec will help quickly deploy the Smart Stacking technology into ST’s camera products. This agreement will accelerate the development of advanced and superior cost-competitive image-sensor processes, and further confirms the Grenoble region as a world-class center of expertise for advanced CMOS imaging technologies.” “We are very pleased that STMicroelectronics has chosen our Smart Stacking technology for their BSI product,” said André-Jacques Auberton-Hervé, chairman and president of the Soitec Group. “This technology developed by our Tracit business unit, supports fast implementation of advanced processes involving substrate engineering and 3D integration. We are glad to support ST’s commitment to innovation for the benefit of their customers.” Sources :
More ADVANCED PACKAGING: 3D IC, WLP & TSV news Sep 2nd
Aug 30th
Aug 30th
Aug 30th
Aug 30th
|
||||||||||||||||
©2007 Yole Developpement All rights reserved Disclaimer | Legal notice | To advertise
Yole Développement: 45 rue Sainte Geneviève, F-69006 Lyon, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr |
|||||||||||||||||