webleads-tracker

Home  >  ADVANCED PACKAGING  > Separate the hype from the reality in 3D-ICs...
  >  ADVANCED PACKAGING
Jun 18th, 2012
 
Separate the hype from the reality in 3D-ICs
 
From cameras and flat-panel TVs to IC chip design and even IC transistor design, 3D is the buzzword these days, and authors aren’t always clear about what aspects of 3D they’re really covering.
Send to a friend

I’d like to look at the current state of 3D IC (chip) packaging. In particular, let’s look at 3D die-on-die stacking techniques, and a variation called 2.5D die-on-silicon interposer packaging, both of which face their own realities of implementation. 

2.5D multi-die packaging uses passive silicon-based interposers (substrates) to horizontally connect multiple chips, with IC-scale electrical routing between the die. Through-silicon vias (TSVs) within the silicon interposer are used to route power and signals from the underlying substrate (such as a printed-circuit board), through the silicon substrate to the metal layers of the interposer, which then connect to the chips above through microbumps.

Full text from electronic design website here.


 
More ADVANCED PACKAGING news

Apr 9th
Apr 9th
Apr 9th
Apr 8th
Apr 7th
 
©2007 Yole Developpement All rights reserved                  Disclaimer | Legal notice | To advertise
Yole Développement: Le Quartz, 75 cours Emile Zola, 69100 Villeurbanne, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr