To download the latest issue
Apr 2nd, 2012
Stacked DRAM in a multicore system: a closer look
A few weeks ago in Dresden “Design, Automation and Test” held its annual European conference better known as DATE. ARM, IMEC and the Swiss Federal Institute of Technology (EPFL) gave an interesting presentation on the “Performance and Efficiency of 3D Stacked DRAM in a Multicore System”. iMicronews thought it worthy of “A Closer Look”.
The “Euro cloud” program is a 3D server on chip concept to integrate ARM processor cores with 3D DRAM for very dense, low power data centers for mobile cloud services for hand held devices. The goal of this european commission funded project is to support hundreds cores in a single server and show the path that will make a data centre featuring 1 million cores viable. At the heart of this program is the efficient coupling of high performance ARM®CortexTM processors with 3D memory technology targeting the mobile cloud services from Nokia which will serve millions of “mobile handsets”. The project started in Jan-2010 and will complete in Dec-2012.
The key motivation for using 3DIC is the ability to address the BW and latency gap between processing cores and memory. The advantages of 3D stacked memory stacked on SoCs are the ability to increase memory parallelism with TSVs, and the much BW at much lower energy/bit for transfers between the SoC and the memory. ARM has designed a multi-core ARM Cortex-A9 based system to address server applications that achieves a high bandwidth at increased memory parallelism to achieve the desired performance.
Low-power ARM cores enable design of a many-core logic die
This presentation explores the effectiveness of the Wide-IO interface both from a performance and energy efficiency. They first explore the impact on performance when considering off chip LPDDR2 like memories vs emerging JEDEC standard of Wide-IO which can be implemented using Si-Interposer or in a DRAM on logic true 3DIC stack. Their analysis shows that although 3D-stacked DRAM, such as Wide-IO, allow for wider buses by provides increased pin density, the wider buses saturate in providing additional throughput. The authors propose that rather than increasing the width, more channels that are effectively managed by memory controllers lead to increased overall system performance.
More ADVANCED PACKAGING news