webleads-tracker

Home  >  ADVANCED PACKAGING  > TI details TSV integration in 28-nm CMOS...
  >  ADVANCED PACKAGING
Jun 14th, 2012
 
TI details TSV integration in 28-nm CMOS
 
Texas Instruments Inc. Wednesday (June 13) detailed progress in integrating through-silicon-vias (TSVs) into the company's advanced 28-nm CMOS process with little or no impact on nearby transistors.
Send to a friend

In a paper due to be presented at the 2012 Symposia on VLSI Technology and Circuits in Honolulu, Hawaii, TI researchers were set to show results indicating minimal effect on transistors within 4 microns of TSV placement. The paper that researchers were to present also describes the use of nanobeam diffraction to measure near-TSV silicon strain on fully processed wafers to study the net effect of stressors.

Full text here.

 

 
More ADVANCED PACKAGING news

Sep 1st
Aug 29th
Aug 25th
Aug 12th
Aug 12th
 
©2007 Yole Developpement All rights reserved                  Disclaimer | Legal notice | To advertise
Yole Développement: Le Quartz, 75 cours Emile Zola, 69100 Villeurbanne, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr