Home  >  ADVANCED PACKAGING  > TSMC’s 2.5D Interposer technology with logic and wide IO ...
Oct 15th, 2012
TSMC’s 2.5D Interposer technology with logic and wide IO memory has entered pilot production stage
The milestone demonstrates the industry’s system integration trend to achieve increased bandwidth, higher performance and superior energy efficiency by mounting the DRAM directly on the logic chip as a substrate using the Wide I/O interface.
Send to a friend

TSMC’s CoWoS technology provides the front-end manufacturing through chip on wafer bonding process before forming the final component. Along with Wide I/O mobile DRAM, the integrated chips provide optimized system performance and a smaller form factor with significantly improved die-to-die connectivity bandwidth.

Full text here.


Sep 17th
Sep 11th
Sep 11th
Sep 11th
Sep 11th
©2007 Yole Developpement All rights reserved                  Disclaimer | Legal notice | To advertise
Yole Développement: Le Quartz, 75 cours Emile Zola, 69100 Villeurbanne, France. TEL: (33) 472 83 01 80 FAX: (33) 472 83 01 83 E-Mail: info @yole.fr