




# Silex TSV in MEMS oscillator from Discera

The Discera DSC8002 is a programmable CMOS oscillator incorporating a Silicon MEMS resonator.


It is provided in several packages, the smallest being a 4-pin MLF whose dimensions are 2.5x2x0.85mm. Thanks to a Silicon Fusion Bonding process and TSV connections the resonator achieve an area of only 0.27mm<sup>2</sup>




Resonator die - SEM Tilt View (Courtesy of System Plus Consulting)

## Technology analysis


The manufacturing of the resonator is realized by Silex Microsystems probably on 6-inch wafers. The MEMS resonator is wafer-level packaged and electrical connections are realized by TSV.



MEMS Resonator Cross-Section (Courtesy of System Plus Consulting)



Annular TSV without filling (courtesy of Silex)




TSV Details - SEM View (Courtesy of System Plus Consulting)

The TSV are realized with the Silex TSI™ technology: through-wafer trenches are created by DRIE and filled with an isolating dielectric. The TSI™ technology is applied to a highly doped Si wafer, a closed vertical trench around a "plug" of Si constitutes an isolated electrical connection through the wafer (through silicon via - TSV).

## TSV Via-first process flow


The TSV are realized on the low resistivity silicon wafer of the resonator prior to the manufacturing of the resonator itself. First, the wafer is patterned and TSV are etched by DRIE. In order to keep the via plug in position, the trench etch stops short of reaching all the way through the wafer (the final trenches have a

## TSV Via-first Cost Breakdown



(Courtesy of System Plus Consulting)

**"The MEMS resonator die size has been shrunk by almost 4 times,"** explains Romain Fraux, System Plus Consulting



TSV Via-First process Flow  
(Courtesy of System Plus Consulting)

depth of  $\sim 100\mu\text{m}$ ). Then the trenches are filled with the isolating dielectric: a thermal oxide is grown on the wafer followed by a deposition of polysilicon which fills the via. The layers of oxide and polysilicon are removed from the surface of the wafer by CMP. Finally, a thinning process (backgrinding + CMP) is applied to the backside of the wafer, removing the material that keeps the "via plugs" connected to the bulk, thereby isolating the via plugs from the bulk of the wafer.

**Cost analysis**

TSV induces an additional cost to the front-end process and represent  $\sim 17\%$  of the manufacturing cost of the final wafer. The saving in silicon area due to TSV connections is hardly calculable, but in addition with the silicon fusion bonding process the MEMS resonator die size has been shrunked by almost x4 compared with the first generation of Discera MEMS resonator.

[www.systemplus.fr](http://www.systemplus.fr)



**Romain Fraux,**  
Electronics Cost  
Engineer,  
System Plus  
Consulting

Romain Fraux is  
Project Manager  
for Reverse Costing

analyses at System Plus Consulting. Since 2006, Romain is in charge of costing analyses of MEMS devices, Integrated Circuit and electronics boards. He has significant experience in the modeling of the manufacturing costs of electronics components. Romain has a BEng from Heriot-Watt University of Edinburgh, Scotland and a master's degree in Microelectronics from the University of Nantes, France.

**MEPTEC PRESENTS**

# THE HEAT IS ON

**Performance and Cost Improvements Through Thermal Management Design**

March 21, 2011 • Doubletree Hotel • San Jose, California

*Sessions will include:*

- Thermal Limitations in Hybrid and Electric Vehicles
- Enabling Higher LED Performance with Smart Thermal Management
- Beating the Sun – Thermal Challenges for Photovoltaic Systems
- TELCO & Server System Cooling Technology Update

**REGISTER ONLINE NOW @ MEPTEC.ORG !**

SILVER SPONSOR



Part of the New  
**ELECTRONICS THERMAL WEEK!**  
[www.ethermalweek.org](http://www.ethermalweek.org)

MEDIA SPONSORS

